Abstract-Synthetic Aperture Radar (SAR) is a radar system that uses platform movement combined with signal processing. Eventhough it use a small antenna, SAR produce high resolution as good as a large antenna. In SAR imaging, radar is mounted on a moving platform. It transmits electromagnetic pulses and receives backscattered echo signals. Transmitted pulses are subsequently scattered by earth surface and only small portion of them are received by antenna. SAR transmitted signals normally is a chirp or linear frequency modulation (LFM) signal. Chirp signal can be generated by using the analog and digital generator. Digital chirp generator is divided into two methods which are the memory-based and direct digital synthesizer (DDS). The difference of these two methods is located in the memory ROM. In this study, we designed and realized digital chirp generator by using Field Programmable Gate Array (FPGA) DE-1 development board for SAR implementation. It operates in 1.27 GHz (L Band) frequency and had a bandwith of 10 MHz with 24 MHz sampling rate. We found that the output of FPGA is well performed for chirp signal in digital domain.
Introduction
SAR is a radar system that can obtain images with very high resolution by considering its movement with further signal processing. It create a very big 'synthetic aperture' N arrays antenna along its movement resulting a very sharp beamwidth. SAR has proved very useful not only in military surveillance but also for topological mapping and snow monitoring with high resolution. Furthermore, it can operate day and night [1] .
SAR implements LFM so that high resolution can be achieved with normal pulse width. LFM or chirp signal can be generated either in analog or digital. Digital chirp generators have advantages such as stability, flexibility, and low cost. It can be change or modified easily by changing the firmware and memory contents of the digital generator [2] . In 2015, analog chirp generator has been designed and realized by Nur Aeni [3] and at same year digital chirp is simulated by Meidwita [4] . In this study we designed 10 MHz bandwidth digital chirp, implemented it in FPGA and converted it to analog by using digital to analog converter (DAC).
Design and Implementation

Digital Chirp
Chirp signal or compressed pulse is a radar pulse with increased or decreased frequency. When the frequency is increased it is called as up-chirp and when the frequency is decreased it is called as down-chirp. The chirp signal equation is expressed in Eq.(1).
where the function of rect(x) and chirp rate is define in Eq. (2) and Eq.(3) respectively.
The positive and negative signs in Eq.(3) indicate up-chirp and down-chirp, respectively. The amplitude modulation is A and the phase of LFM signal is e jπβt 2 in radians [5] as explained in Eq.(4).
The instantaneous frequency f (t) is defined as the derivative of LFM phase as explained in Eq.(5).
In SAR systems, chirp signals are typicaly modulated over a frequency badwidth range. A sinusoidal signal is generated when the LFM chirp signal is auto-correlated.
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In digital chirp generator, the shape of the signal can be configured easily by changing the firmware and the memory content. It is realized by using FPGA which consists of counter IC, memory IC, controller, and DAC. FPGAs is using the Hardware Domain Language (HDL) programming language. In FPGA there is a component called Logic Block which can be programmed according to the will of the user [6] . Generally there are two types of digital chirp generator, which are memory-based and DDS. Memory-based chirp generator stores chirp signal form in memory and repeat it. The repeated signal is a preset signal, therefore the accuracy of the signal is relatively higher than DDS. However it needs to be re-configured for other chirp shapes [7] .
Memory-based Chirp Generator Design
LFM signal is simulated using Matlab as analog signal therefore it need to be converted into digital format. The digital data will be stored in the memory which will be a fidelity on the FPGA [6] . The block diagram of the memory-based chirp generator is shown by Fig.1 . Binary Counter is a sequential logic which count sequentially from 0 to certain number or until it is ordered to stop. The output of the Binary Counter will be the address of ROM and the data in ROM will be converted to analog signal by using DAC. In this study a digital chirp generator is designed with parameters are shown in Table 1 . At first, chirp signals is simulated in Matlab to get the desired output signal as shown in Eq.(6).
where
A, k, f 0 , f t and T is chirp amplitude, chirp rate, start frequency, end frequency and chirp duration respectively. The equation resulting chirp signal form as shon in Fig.2 . The chirp designed with unsigned value therefore the amplitude is 0-2V eventhough in Table 1 stated that it is ± 5V. However the chirp duration is 5µs as specification and it is represented in 1000 samples. 
FPGA Implementation
Before the output data was implemented in FPGA, it was need to be pre-processed in Altera Quartus II by using VHDL programming language. The output data is in real number and need to be converted to 8 bits binary therefore it can be read in FPGA. The output data was transform to pulses as shown in Fig.3 , however for better image resolution it has been cropped to single pulse.
Binary Counter counted from 0-999 to represented 1000 samples and looping. In FPGA implementation, it started with 50MHz input clock and end at 8 pins GPIO which would connected to 8 bits DAC module. We used Altera DE-1 Development and Education Board [8] which detail specification is shown in Table 2 .
DAC Module
By using DAC0808 IC [9] , the FPGA output data can be displayed in the osciloscope. It converted 8bits digital data to analog current. It was coupled by TL081 Op-Amp [10] in order to convert current into voltage. The design and realization of DAC module used in this study is shown in Fig.4. Fig.5 shows when it was connected to FPGA board. 
Result and Analysis
Parameter measurements on each component of the compiler generator chirp was done to compare between system designed and the realization. The measured components include the DAC module and the result of chirp output signal.
DAC Module
A comparison between design and realization of DAC module is shown at Table 3 . It was measured to obtain the accuracy level. The DAC module have accuracy 85% which maximum error less than 0.03V . The IC TL081 need to be powered by 8V instead of 5V at V + pin to obtain 5V at 11111111 digital input. 
Chirp Signal Verification
The output from DAC module subsequently was connected to oscilloscope resulting analog chirp as shown in Fig.6 . The comparison between design and realization is shown at Table. 4. The amplitude realization is change to 0-5V instead of ±5V because of DAC0808 can not read signed bits. The sampling frequency is downsized to 6MHz because of DAC0808 settling time is 150ns or maximum frequency sampling supported is 6.67MHz. 
Conclusion
From the whole process of design, realization, and measurement of chirp digital generator, it can be concluded that digital chirp generator work as designed with several limitations caused by DAC0808. Its frequency sampling limitations and the unability to read signed bits resulting a downgrade in realization of digital chirp. In the future the system need to implement higher specification DAC chip, because Altera Cyclone II FPGA can support output clock up to 50MHz.
